Compilers and Operating Systems for Low Power

個数:

Compilers and Operating Systems for Low Power

  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Hardcover:ハードカバー版/ページ数 246 p.
  • 言語 ENG
  • 商品コード 9781402075735
  • DDC分類 005.43

基本説明

Contents: Power Operating System for Heterogeneous Wireless Communication System; Modified Dual-Priority Scheduling Algorithm for Hard Real-Time Systems to Improve Energy Savings; Energy Characterization of Embedded Real-Time Operating Systems; and more.

Full Description

Compilers and Operating Systems for Low Power focuses on both application-level compiler directed energy optimization and low-power operating systems. Chapters have been written exclusively for this volume by several of the leading researchers and application developers active in the field. The first six chapters focus on low energy operating systems, or more in general, energy-aware middleware services. The next five chapters are centered on compilation and code optimization. Finally, the last chapter takes a more general viewpoint on mobile computing. The material demonstrates the state-of-the-art work and proves that to obtain the best energy/performance characteristics, compilers, system software, and architecture must work together. The relationship between energy-aware middleware and wireless microsensors, mobile computing and other wireless applications are covered.

This work will be of interest to researchers in the areas of low-power computing, embedded systems, compiler optimizations, and operating systems.

Contents

1 Low Power Operating System for Heterogeneous Wireless Communication System.- 1 Introduction.- 2 Event-driven versus General-purpose OS.- 3 Low Power Reactive OS for Heterogeneous Architectures.- 4 Conclusion and Future Work.- References.- 2 A Modified Dual-Priority Scheduling Algorithm for Hard Real-Time Systems to Improve Energy Savings.- 1 Introduction.- 2 Dual-Priority Scheduling.- 3 Power-Low Modified Dual-Priority Scheduling.- 4 Experimental Results.- 5 Summary.- References.- 3 Toward the Placement of Power Management Points in Real-Time Applications.- 1 Introduction.- 2 Model.- 3 Sources of Overhead.- 4 Speed Adjustment Schemes.- 5 Optimal Number of PMPs.- 6 Conclusion.- Appendix: Derivation of Formulas.- References.- 4 Energy Characterization of Embedded Real-Time Operating Systems.- 1 Introduction.- 2 Related Work.- 3 System Overview.- 4 Characterization Strategy.- 5 RTOS Characterization Results.- Summary of Findings.- Conclusions.- References.- 5 Dynamic Cluster Reconfiguration for Power and Performance.- 1 Motivation.- 2 Cluster Configuration and Load Distribution.- Methodology.- Experimental Results.- Related Work.- Conclusions.- References.- 6 Energy Management of Virtual Memory on Diskless Devices.- 1 Introduction.- 2 Related Work.- 3 Problem Formulation.- 4 EELRM Prototype Compiler.- 5 Experiments.- 6 Future Work.- 7 Conclusion.- References.- 7 Propagating Constants Past Software to Hardware Peripherals on Fixed-Application Embedded Systems.- 1 Introduction.- 2 Example.- 3 Parameters in Cores.- 4 Propagating Constants from Software to Hardware.- 5 Experiments.- 6 Future Work.- 7 Conclusions.- References.- 8 Constructive Timing Violation for Improving Energy Efficiency.- 1 Introduction.- 2 Low Power via Fault-Tolerance.- 3 Evaluation Methodology.- 4 Simulation Results.- 5 Related Work.- 6 Conclusion and Future Work.- References.- 9 Power Modeling and Reduction of VLIW Processors.- 1 Introduction.- 2 Cycle-Accurate VLIW Power Simulation.- 3 Clock Ramping.- 4 Experimental Results.- 5Conclusions and Discussion.- References.- 10 Low-Power Design of Turbo Decoder with Exploration of Energy-Throughout Trade-off.- 1 Introduction.- 2 Data Transfer and Storage Exploration Methodology.- 3 Global Data Flow and Loop Transformations.- 4 Storage Cycle Budget Distribution.- 5 Memory Organization.- 6 Conclusions.- References.- 11 Static Analysis of Parameterized Loop Nests for Energy Efficient Use of Data Caches.- 1 Introduction.- 2 Energy and Line Size.- 3 Background.- 4 The Parameterized Loop Analysis.- 5 STAMINA Implementation Results.- 6 Summary and Future Work.- References.- 12 A Fresh Look at Low-Power Mobile Computing.- 1 Introduction.- 2 Architecture.- 3 Handover and the Quantization of Computational Resources.- 4 Segmentation of Functionality: The XU-MS Split.- 5 Status and Research Vision.- References.