Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications : Based on Selected Partner Contributions of the European Low Po

個数:

Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications : Based on Selected Partner Contributions of the European Low Po

  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Hardcover:ハードカバー版/ページ数 180 p.
  • 言語 ENG
  • 商品コード 9780792379478
  • DDC分類 621.381044

Full Description

This book is the first in aseries on novellow power design architectures, methods and design practices. It results from of a large European project started in 1997, whose goal is to promote the further development and the faster and wider industrial use of advanced design methods for reducing the power consumption of electronic systems. Low power design became crucial with the wide spread of portable information and cornrnunication terminals, where a small battery has to last for a long period. High performance electronics, in addition, suffers from a permanent increase of the dissipated power per square millimetre of silicon, due to the increasing eIock-rates, which causes cooling and reliability problems or otherwise limits the performance. The European Union's Information Technologies Programme 'Esprit' did there­ fore launch a 'Pilot action for Low Power Design' , wh ich eventually grew to 19 R&D projects and one coordination project, with an overall budget of 14 million Euro. It is meanwhile known as European Low Power Initiative for Electronic System Design (ESD-LPD) and will be completed by the end of 2001. It involves 30 major Euro­ pean companies and 20 well-known institutes. The R&D projects aims to develop or demonstrate new design methods for power reduction, while the coordination project takes care that the methods, experiences and results are properly documented and pub­ licised.

Contents

List of Figures. List of Tables. Contributing Authors. Introduction. 1. Motivation, context and objectives; F. Catthoor, et al. 2. Unified meta-flow summary; F. Catthoor, E. Brockmeyer. 3. Low-power processor-level DTSE; E. Brockmeyer, et al. 4. High-level power estimation methodology; P. Lippens, et al. 5. Custom regular processor synthesis flow; R. Woods, et al. 6. Power Management for Digital Receivers; N.D. Zervas, et al. 7. Synthesis of Sum-of-Products Computations; K. Masselos, C.E. Goutis. References. Index.